Differences between revisions 17 and 18
Deletions are marked like this. Additions are marked like this.
Line 9: Line 9:
Hwanseok Yeo is currently working toward the Ph.D. degree in electrical engineering at Seoul National University and his research interests include low-power mixed-signal systems and their design methodologies. He received B.S. and M.S. degrees in electrical engineering from Sogang University in 2003 and 2005 respectively.

From 2005 to 2011, he was a design engineer with Samsung Electronics, Korea, working on PLL/DLL designs for high-speed interfaces, LCD timing controllers and mobile application processors.


Email: <<MailTo(hsyeo AT SPAMFREE mics DOT snu DOT ac DOT kr)>>
## You can even more obfuscate your email address by adding more uppercase letters followed by a leading and trailing blank.
{{attachment:hsyeo.jpg|hsyeo|width="160"}} ||
||<<BR>> Hwanseok Yeo is currently working toward the Ph.D. degree in electrical engineering at Seoul National University and his research interests include low-power mixed-signal systems and their design methodologies. He received B.S. and M.S. degrees in electrical engineering from Sogang University in 2003 and 2005 respectively.
From 2005 to 2011, he was a design engineer with Samsung Electronics, Korea, working on PLL/DLL designs for high-speed interfaces, LCD timing controllers and mobile application processors.<<BR>><<BR>>'''Contact Information'''<<BR>>''- Email: <<MailTo(hsyeo AT SPAMFREE mics DOT snu DOT ac DOT kr)>>''<<BR>>'' || {{attachment:hsyeo.jpg|syjung|width="160"}} ||

About hsyeo

Biography

||
Hwanseok Yeo is currently working toward the Ph.D. degree in electrical engineering at Seoul National University and his research interests include low-power mixed-signal systems and their design methodologies. He received B.S. and M.S. degrees in electrical engineering from Sogang University in 2003 and 2005 respectively. From 2005 to 2011, he was a design engineer with Samsung Electronics, Korea, working on PLL/DLL designs for high-speed interfaces, LCD timing controllers and mobile application processors.

Contact Information
- Email: <hsyeo AT SPAMFREE mics DOT snu DOT ac DOT kr>
|| [ATTACH] ||

Research Interests

  • High-Performance PLL/CDR Design using Digital Techniques
  • And Their Related Circuits and Issues
    • All-Digital PLL-Based Transmitter
    • Ultra-Fast PLL Settling and High-Speed Digitally-Controlled Oscillator (DCO)
    • Wide-Bandwidth All-Digital PLL


CategoryHomepage

hsyeo (last edited 2017-07-05 07:08:27 by yunju)