| Deletions are marked like this. | Additions are marked like this. |
| Line 11: | Line 11: |
| * Sigang Ryu received the B.S. degree in electrical engineering from Korea University, Seoul, Korea in 2011. And he is currently working toward the M.S. degree in Seoul National University, Seoul, Korea. |
* Sigang Ryu received the B.S. degree in electrical engineering from Korea University, Seoul, Korea, in 2011, and the M.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2014. He is currently pursuing the Ph.D. degree in electrical engineering at Seoul National University. His current research interests include high-speed timing circuits (D/PLL, CDR) and their design methodologies. |
Contents
About Sigang Ryu
Biography
- Sigang Ryu received the B.S. degree in electrical engineering from Korea University, Seoul, Korea, in 2011, and the M.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 2014. He is currently pursuing the Ph.D. degree in electrical engineering at Seoul National University.
His current research interests include high-speed timing circuits (D/PLL, CDR) and their design methodologies.
Email: <sgryu AT SPAMFREE mics DOT snu DOT ac DOT kr>
Research Interests
Personal Area
My Research Projects
Collaborative Timing Recovery for 4-PAM Serial Links
- Model-first flow(Cell-based flow)
- Digital PLL
- Digital CDR
My Research Goals
My Research Blogs
Sorry, there are no entries within the last 30 days.
|
|
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||